

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 06/23/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/650,403	08/28/2003	Hugo Cheung	TI-32740.1	6534
23494	00 06/23/2006		EXAMINER	
TEXAS INSTRUMENTS INCORPORATED			NGUYEN, TANH Q	
P O BOX 655474, M/S 3999 DALLAS, TX 75265			ART UNIT	PAPER NUMBER
DALLAS, 12	13203		2182	

Please find below and/or attached an Office communication concerning this application or proceeding.

.

10/650,403	CHEUNG, HUGO					
	CHEUNG, HUGO					
Examiner	Art Unit					
Tanh Q. Nguyen	2182					
pears on the cover sheet with the c	orrespondence address					
ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from to cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).					
nril 2006						
	secution as to the merits is					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
ix parte Quayre, 1909 C.D. 11, 40	0.0.210.					
4)⊠ Claim(s) <u>15-20</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6) Claim(s) 15-20 is/are rejected.						
7) Claim(s) is/are objected to.						
r election requirement.						
·						
r						
9) The specification is objected to by the Examiner.						
10) The drawing(s) filed on <u>24 August 2003</u> is/are: a) accepted or b) objected to by the Examiner.						
• • • • • • • • • • • • • • • • • • • •	` '					
aminer. Note the attached Office	Action or form PTO-152.					
s have been received. s have been received in Application rity documents have been received u (PCT Rule 17.2(a)).	on No ed in this National Stage					
4)	(PTO-413)					
	Tanh Q. Nguyen  Dears on the cover sheet with sheet sh					

Application/Control Number: 10/650,403

Art Unit: 2182

#### **DETAILED ACTION**

# Claim Rejections - 35 USC § 112

1. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

2. Claim 18 is rejected under 35 U.S.C. 112, first paragraph, because the specification, while being enabling for "receiving and storing the new data in a receive shift register in a location of said buffer designated by **a shift pointer**" [page 12, II. 12-20; FIG. 4], **does not** reasonably provide enablement for "receiving and storing the new data in a receive shift register in a location of said buffer designated by **a read pointer**". The specification does not enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to use the invention commensurate in scope with these claims.

Page 12, II. 14-16 discloses "The RdPtr pointer comprises the location of the FIFO buffer 400 that the CPU will read from during data transmission, and is configured to increment after the CPU reads from the SPI data register" while page 16, II. 7-10 discloses "a new byte of data can be suitably received and stored in the receive shift register 304, i.e., stored in the location of FIFO buffer 400 designated by the RdPtr pointer". It appears that the disclosure on page 16, II. 7-10 contradicts the disclosure on page 12, II. 14-16, FIG. 4, and the context of the invention. Furthermore, the disclosure only provides support for the read pointer being the RdPtr pointer, and does not provide support for read pointer to mean the ShfPtr pointer [FIG. 4].

Application/Control Number: 10/650,403 Page 3

Art Unit: 2182

# Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 15-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Thomsen et al. (US 5,278,956) in view of Yasoshima (US 2002/0078317).
- 5. <u>As per claims 15</u>, Thomsen discloses an apparatus hence a high performance buffering technique for use with a serial peripheral interface [FIG. 4; col. 6, II. 3-19] to facilitate high data rates, said buffering technique comprising the steps of:

initializing a transmitter FIFO [18, FIG. 4] by writing data to a data register [writing data to location designated by write pointer of transmitter FIFO; col. 2, I. 66-col. 3, I. 23];

performing a transmit buffering sequence to prepare for the transmitting of the data [incrementing a write pointer of the transmitter FIFO and incrementing a counter representing the number of bytes in the transmitter FIFO [col. 2, I. 66-col. 3, I. 23]];

performing a transmit and receive shifting sequence to facilitate transmitting of the data and receiving of new data at substantially the same time [reading data from a location in the transmitter FIFO designated by a read pointer of the transmitter FIFO; writing the data to a transmit shift register [20, FIG. 4]; shifting of the transmit shift register [to communication station 17, FIG. 4]; and receiving and storing new data in a receive shift register [16, FIG. 4] in a location of a receiver FIFO [12, FIG. 4] designated

Application/Control Number: 10/650,403 Page 4

Art Unit: 2182

by a write pointer of the receiver FIFO [FIG. 4; col. 2, I. 66-col. 3, I. 23; col. 6, II. 3-19] - the architecture of FIG. 4 with transmitter and receiver shift registers and transmitter and receiver FIFOs allows full duplex communication, hence facilitates transmitting of data from transmitter FIFO and receiving of new data by the receiver FIFO at substantially the same time]; and

performing a receive buffering sequence to prepare for the receipt of additional new data [incrementing a write pointer of the receiver FIFO to identify a new location for receiving data; and incrementing a counter to indicate that new data has been received [col. 2, I. 66-col. 3, I. 23]].

Thomsen, therefore, discloses the invention except for the transceiver FIFO and the receiver FIFO being arranged within a single buffer.

Yasoshima discloses arranging multiple FIFOs within a single buffer to accommodate applications processing distinct data segments and maximize the utilization of memory [[0006], II. 1-4].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to arrange the transceiver FIFO and the receiver FIFO within a single buffer, as is taught by Yasoshima, because such arrangement would accommodate applications processing distinct data segments (as data transmitted by the CPU and data read by the CPU represent distinct data segments) and maximize the utilization of memory.

6. <u>As per claims 16-17</u>, Thomsen discloses writing the data into a location of said buffer as designated by a write pointer [col. 2, I. 66-col. 3, I. 23]; and incrementing a

Application/Control Number: 10/650,403

Art Unit: 2182

write pointer to prevent a next byte to be transmitted from overwriting a previous written byte; and incrementing a write shift counter to facilitate tracking of a number of bytes available for transmission [col. 2, I. 66-col. 3, I. 23].

Page 5

- As per claims 18-19, Thomsen discloses reading the data from a location in the buffer designated by a read pointer of transmitter FIFO (i.e. a shift pointer as explained below); writing the data to a transmit shift register; shifting of the transmit shift register; and receiving and storing the new data in a receive shift register in a location of said buffer designated by a write pointer of the receiver FIFO (i.e. a read pointer of the transmitter FIFO or the shift pointer as explained below); incrementing a write pointer of receiver FIFO (i.e. a shift pointer as explained below) to identify a new location in the buffer for receiving data; and incrementing a counter to indicate that the new data has been received [col. 2, I. 66-col. 3, I. 23]. Yasoshima discloses the read pointer of the transmitter FIFO functioning as a boundary for the receiver FIFO [FIG. 2(b); [0009]], hence a shift pointer (as the read pointer of the transmitter FIFO and the write pointer of the receiver FIFO will be at the same location after shifting of the shift registers).
- 8. As per claim 20, the combination of Thomsen and Yasoshima does not teach interrupting a CPU if the data is ready for transmitting and said buffer is approximately full, and interrupting the CPU if said buffer is ready to receive data and said buffer is approximately empty. Since it was known in the art the time the invention was made to interrupt a CPU when data is ready for transmitting and the buffer is approximately full to prevent buffer overflow, and to interrupt the CPU when the buffer is ready to receive data and the buffer is approximately empty to prevent buffer underflow, it would have

Application/Control Number: 10/650,403 Page 6

Art Unit: 2182

been obvious to one of ordinary skill in the art at the time the invention was made to incorporate such interruptions in order to prevent buffer overflow or buffer underflow.

### Response to Arguments

9. Applicant's arguments filed April 13, 2006 have been fully considered but they are not persuasive.

Applicant argued that the references of record does not show, teach or suggest the limitations "...initializing a single buffer to act as transmitter and receiver by writing data to a data register;...performing a transmit and receive shifting sequence to facilitate transmitting of the data and receiving of new data at substantially the same time...". Applicant's argument is not persuasive because Thomsen was relied upon to teach performing a transmit and receive shifting sequence to facilitate transmitting of the data and receiving of new data at substantially the same time, and Yasoshima was relied upon to teach initializing a single buffer to act as transmitter and receiver by writing data to a data register (see rejection of claim 15 above).

Applicant further argued that Yasoshima does not disclose a single buffer to facilitate transmitting and receiving at substantially the same time. Applicant's argument is not persuasive because Thomsen and Yasoshima were relied upon to teach a single buffer to facilitate transmitting and receiving at substantially the same time - not Yasoshima alone. One cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091,

Art Unit: 2182

231 USPQ 375 (Fed. Cir. 1986).

Applicant's arguments are further not persuasive because "substantially" is a relative term that is not defined by the claims, and "at substantially the same time" does not have the same meaning as "at the same time".

#### Conclusion

10. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tanh Q. Nguyen whose telephone number is 571-272-4154. The examiner can normally be reached on M-F 9:30AM-7:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim Huynh can be reached on 571-272-4147. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/650,403

Art Unit: 2182

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

( ) June 14, 2006

Page 8

TQN June 14, 2006